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FOREWORD
 
This report is a technical summary reporting the results of
 
a study conducted by the Amplifying Systems Laboratory of the Elec­
trical Engineering Department, Auburn University, under the auspices
 
of the Engineering Experiment Station. The report is submitted in
 
partial fulfillment of the requirements in NASA Contract No. NASS-11344.
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DESIGN AND CONSTRUCTION OF A
 
PULSE-WIDTH-MODULATED
 
SIGNAL GENERATOR
 
M. A. Honnell, R. 0. Pettus and J. L. Tibbits, Jr.
 
ABSTRACT
 
The programmable pulse-width modulated signal generator de­
scribed was designed and constructed to serve as a versatile source
 
of various types of pulse-width-modulated signals. Typical signals
 
generated are unipolar and bipolar PWM signals with single-edge, or
 
double-edge, modulation. This signal generator can be used as a
 
driver for the development of PWM power amplifiers, or as a source
 
of WM signals for studies of their spectral content and of filter
 
requirements for low-distortion signal recovery.
 
The basic characteristics of unipolar and bipolar PWM ampli­
fiers and signals are discussed. The design of the circuit modules
 
utilized in the signal generator is presented. All of the modules
 
are built on plug-in circuit boards.
 
The signal generator incorporates an active low-pass filter
 
with a Butterworth characteristic having a roll-off of 6, 12 or 18
 
db per octave. The cut-off frequency is variable from 1 kHz to
 
50 kHz. The triangular carrier signal frequency is variable from 10
 
kHz to I MHz and can be modulated with input signals from DC to 50
 
kHz.
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The system is conveniently arranged for the application of
 
negative feedback to assist in stability studies and to study the
 
effect of negative feedback on signal distortion and on carrier
 
ripple. The unfiltered carrier output signal can supply 200 mA to a
 
50-ohm load which is sufficient to drive high-power switching-mode
 
output amplifier stages.
 
A complete circuit diagram and a parts list are included. Photo­
graphs of typical signals generated are presented.
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I. INTRODUCTION
 
At present, pulse-width-modulated (PWM) amplification systems are
 
utilized in many applications where high efficiency is essential. In
 
order to design and improve PWM amplifiers many parameters and sub­
systems must be optimized and tested. A rigorous mathematical analysis
 
of PWg systems is very complicated [1]. For this reason a purely mathe­
matical approach to optimization is tedious. Hence a tool is needed
 
to aid the designer in his work. The programmable pulse-width-modu­
lated amplifier system described here was developed to serve as a ver­
satile pulse-width-modulated amplifier suitable for making studies on
 
PWM systems, for use as a signal generator, and for spectral analyses
 
of PWM signals.
 
In general, a PWM amplifier operates with either single-edge or
 
double-edge modulation. In both of these cases the amplitude of a
 
square pulse is kept constant while the width is varied in accordance
 
with the amplitude of the input signal. This permits the amplifier
 
stages to be operated from cut-off to saturation yielding high efficiency.
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II. GENERAL DESCRIPTION
 
The programmable pulse-width modulated amplifier described here
 
generates the two types of output signals illustrated in Figure 1. To
 
avoid confusion, the circuitry needed to generate these waveforms is
 
classified as Type A and Type B as labeled in Figure 1.
 
A. 	Type A PWM System
 
A block diagram for a basic Type A PWM system is shown in Figure
 
2 [2]. 
The input signal is first linearly amplified (or attenuated) in
 
the input amplifier to obtain the required level for optimum modulation.
 
The signal is then summed with the triangular carrier signal in the re­
sistive adder, R, and R2 . The resultant sum, el, is applied to the
 
comparator. Since the comparator is referenced to ground, in the ab­
sence of an input signal Ein,the comparator toggles at the carrier
 
frequency. The signal at the unfiltered output is a square wave. A
 
signal applied at the input appears at the comparator summed with the
 
carrier signal as illustrated in Figure 3. The comparator output is
 
positive when the sum signal, el, is positive and negative when el is
 
negative. The width of each pulse at the output of the comparator is
 
therefore proportional to the amplitude of the input signal at that
 
instant, as illustrated in Figure 3.
 
The signal information is recovered by -filtering the output signal
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Figure 1. - Type A and Type B output waveforms.
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Figure 2. - Block diagram of Type A PWM system. 
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Figure 3. - Waveforms associated with Type A PWM system. 
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from the comparator. The undesired frequency components in the output
 
may be minimized through the proper choice of carrier frequency and
 
filter characteristics.
 
B. 	Type B PWM System
 
A block diagram for a basic Type B PWM amplifier is shown in Figure
 
4. The operation of this system is quite similar to that of the Type A
 
system with the exception that two separate channels are employed. The
 
P channel is modulated for positive input signals and the N channel is
 
modulated for negative input signals. The signals from.these two
 
chafinels must be combined and filtered.
 
The comparator for the P-channel is referenced (biased) to the peak
 
positive amplitude of the carrier signal. For zero input signal the P­
comparator output remains constant since the voltage at its positive
 
input 	never exceeds the reference potential biasing its negative input.
 
When the applied input signal goes positive, it appears summed with
 
the carrier signal at the positive input of the P-comparator. Whenever
 
this 	sum is more positive than the reference level, the comparator
 
switches to an "on" state. The resultant output of the P-comparator is
 
a train of pulses as shown in Figure 5. The width of each pulse is
 
proportional to the amplitude of the input signal at that instant. If
 
the applied input signal goes negative it subtracts from the carrier
 
signal and, hence, the signal at the positive input of the P-channel
 
comparator never exceeds the reference voltage. Therefore the comparator
 
output remains constant.
 
INPUT 
AMPLIFIER 
OSCILLATOR 
INVERTER 
COMPARATORS 
+SUMMING 
AMPLFIERUNFI LTERED 
Ein 
-
IB 
OSCILLATOR 
_ FILTER ?u 
-
Figure 4. - Block diagram of Type B PWM system, 
- -
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Figure 5. - Waveforms associated with Type B BWN system. 
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The N-channel comparator is referenced to the negative peak ampli­
tude of the carrier signal. It performs a complementary operation to
 
the P-channel.
 
The signals from the two comparators are added in the summing ampli­
fier and the resulting waveform is filtered with a low-pass filter to
 
recover the desired signal components.
 
It is to be noted that when the carrier is a sawtooth wave, the
 
output signal is single-edge modulated. On the other hand, if the'car­
rier is a symmetrical triangular wave, such as a pyramid, the output
 
wave is double-edge modulated.
 
III. DESIGN
 
In this chapter the actual designs of the various modules of the
 
programmable pulse-width-modulated amplifier are presented. The per­
formance required of the system dictates the performance required of
 
each of the individual subsystems. For each of the subsystems the
 
specifications are listed under the heading of Design Criteria.
 
Some fundamental design considerations which were taken into ac­
count in developing the individual circuits for the programmable PWM am­
plifier are discussed in Appendix A.
 
A. The Comparator
 
1. Design Criteria
 
1) High gain (less than 50 mv hysteresis)
 
2) High speed (less than 20 ns rise or fall time)
 
3) Low input bias current
 
4) ±10 volt output across 50 Q loads shunted by 100 pF.
 
5) Differential input
 
6) Large input differential and common-mode voltage range.
 
7) Saturating output
 
The comparator developed is shown in Figure 6. The performance
 
met, or exceeded, all of the design criteria. A stage-by-stage discus­
sion of the circuitry follows. Circuit values are listed in Appendix B.
 
2. The Output Stage
 
Using the minimum specifications given in the design criteria the
 
minimum slew rate of the comparator may be calculated to be
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Figure 6, - Schematic diagram of comparator. 
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Smin = AV = 20v = 103-v (1)
 
AT 20ns ps
 
Because of the high value of dv/dt at the output, the output stage
 
must be able to deliver relatively high currents of either polarity.
 
The minimum slew rate produces a current of 100 mA in -a 100 pF capacitor.
 
When the 200 mA of resistive current is added, the comparator must be
 
able to supply at least -300 mA. This figure is well within the ratings
 
of the 2N2219/2N2905 series of complementary transistors employed. A
 
push-pull configuration is used to provide balanced output impedances.
 
Emitter resistors, R21 5 and R21 6, protect against thermal runaway and
 
provide short-circuit protection. The bias diode, CR201, is a dual
 
diode designed specifically for complementary biasing applications.
 
The delay time was reduced by maintaining a non-zero quiescent collector
 
current in the output transistors.
 
3. The Driver Stage
 
The driver stage is a common-emitter amplifier. This configuration
 
is employed for several reasons:
 
1) This configuration gives high voltage and power gain.
 
2) It is possible to drive both of the output transistors into
 
"soft" saturation.
 
3) When used in conjunction with the differential input stages,
 
satisfactory operation is obtained over a wide range of
 
supply voltages.
 
A value of 390 ohms was chosen for collector load resistors, R2 1 3
 
and R21 4 . This was an optimum compromise, giving a good value for the
 
active-region time constant, TA (see Appendix A), while keeping the
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collector current of Q208 in a favorable region. Q2 0 8 ' a 2N3227 transis­
tor, determines the switching time of the comparator because most of the
 
voltage swing is developed here. A low value of Ts is necessary in
 
order to drive this stage into hard saturation. The 2N3227 transistor
 
satisfies both criteria. In addition, this transistor offers higher
 
gain and voltage ratings than most other transistors of equivalent
 
speed. The higher voltage rating is especially important because the
 
required output voltage swing makes operation from ± 15-volt power sup­
plies necessary. This means that the 2N3227 is operated beyond its
 
voltage ratings. However, a number of samples of this transistor were
 
checked and all were found to give satisfactory operation with supply
 
voltages of ± 18 volts. If a more conservative rating is desired, other
 
transistors or lower supply voltages could be used with a corresponding
 
sacrifice in performance.
 
4. The Input Stage
 
To fulfill design criteria #5 and #6 a differential configuration
 
is used for the input stage. High input impedance (low input bias
 
current) is achieved through the use of field-effect transistors. A
 
second differential stage proved to be necessary in order that siffi­
cient drive be available for the class-A driver. The second differential
 
pair acts as an impedance-matching device, thus allowing the input stage
 
to operate with much higher gain.
 
The choice of FET's used in the first differential stage is dis­
cussed in Appendix A. A constant bias current of 6 mA for the sources
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is obtained from the zero-gate-voltage drain current, IDSS, of an FET,
 
Q203" This current must be slightly less than the IDSS value of either
 
Q201 or Q202. This prevents the gate from becoming forward biased when
 
the input signal goes positive. A balance potentiometer, R2 0 3 , alleviates
 
the need for perfect matching of Q201 and Q2 0 2. The quiescent voltage
 
drop across the drain resistors, R20 1 and R20 2, must be at least 5 volts
 
to insure that the second stage current source, Q2 0 4, will operate pro­
perly. The resistors, R2 0 1 , R2 0 2, and R203 are employed to suppress
 
parasitic oscillations.
 
5. 	The Second Stage
 
The second stage of the comparator is also composed of a differential
 
pair, Q20 5 and Q2 0 6. This circuit configuration yields low propagation
 
delay and provides a convenient signal for the speed-up amplifier tran­
sistor, Q20 7. A six decibel increase in gain is realized by utilizing
 
the differential output available from the input differential stage. A
 
6-mA 	current source is used to bias transistors Q205 and Q206 at a favor­
able 	operating point with respect to $ and ft" The collector load re­
sistors, R2 0 8 and R209, bias the bases of the driver transistors, Q207
 
and Q20 8, to approximately 0.7 volts with respect to their emitters.
 
6. 	The Speed-Up Amplifier
 
Because the second differential pair is unable to provide the over­
drive to Q2 0 8 necessary for fastest switching, a speed-up amplifier is
 
employed. The speed-up transistor, Q2 0 7 ' is operated as a class-A
 
amplifier which capacitively couples a large signal to the base of
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transistor, Q2 0 8, which is overdriven in order to reduce the switching
 
times. The collector of Q207 is returned to ground to lower the VCE0
 
requirement. The collector resistor, R2 1 2, yields a short active region
 
time constant, TA (see Appendix A), yet limits the saturation current
 
to a safe value.
 
B. The Oscillator
 
1. Design Criteria
 
1) Triangular and sawtooth output.
 
2) Repetition rate from 1 kHz to 1 mHz
 
3) Less than 1% non-linearity
 
4) Good short-term frequency and amplitude stability.
 
2. The Basic Oscillator
 
The basic circuit configuration for the oscillator is shown in
 
Figure 7 [3]. The operation of the oscillator is as follows. The posi­
tive feedback supplied through R1 and R2 drives the comparator to satu­
ration. If the comparator is in the positive state, the output is at
 
+Vo. Then diode CR1 is reverse-biased and the current flowing into
 
the integrating capacitor, C is given by
 
Ic+ = Ip - IN = 21 - I = 1 (2)
 
The capacitor is then charged by a constant positive current, giving a
 
positive-going ramp at the output. When the capacitor voltage exceeds
 
the voltage at the positive input, the comparator toggles. The voltage
 
is designated VT+ and is given by
 
+ R2 
VT = + V ( ) (3)
0 
+R
 
16 
*V
 
Ip 2I 
CRI 
Rse 
CR -Wv­2 

OUTPUT CR3 
IC 
>~R. 
-V 
Figure 7. Basic circuit configuration of oscillator.
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After the comparator toggles, diode, CR1 , becomes forward-biased and
 
the 	comparator acts as a sink for I . Therefore, the negative current
P 
source discharges the integrating capacitor. Diode CR2 isolates the 
negative current source and C during this interval. If Ip = 21N as 
given, the positive and negative slopes will be of equal magnitudes, 
thus producing a symmetrical triangular output waveform. The equation 
for the negative toggle voltage, VT-, is of the same form as Eq. 3 and 
has the same magnitude as VT+ if the comparator has symmetrical satura­
tion voltages. When these conditions are met, the period, T, is given 
by 
4V0CR2
T ­
I(R1 	+ R2) (4)
 
The 	oscillator generates a sawtooth at the output if switch, S, is
 
closed. When the comparator output goes negative, the comparator dis­
charges the integrating capacitor through diode CR3 . Because of the
 
low-impedance discharge path, the capacitor discharges in a small
 
fraction of the period. When the comparator is in the positive state,
 
CR3 	is reverse-biased and the output waveform is not affected. The
 
period of the sawtooth generated is given by
 
2

-2VoCR
T 

+I(R 1 R2) 	 (5) 
3. 	High-Frequency Operation
 
At high carrier frequencies (above 75 kHz) the amplitude of the
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output waveform increases. This is caused by the delay time of the com­
parator and the switching time of CR1 . When the output voltage reaches the
 
toggle voltage, there is a time lag before the current sources are gated.
 
The output continues to advance during this time, thus increasing the
 
amplitude.
 
In order to maintain a constant output amplitude, an automatic
 
level control (ALC) is used as shown in Figure 8. The peak value of
 
the output signal is sensed by the peak detector and summed with a re­
ference voltage, VREF" The resultant error signal, e, is amplified and­
drives a voltage-dependent resistor which adjusts the toggle voltage of
 
the comparator. The polarities are chosen to drive e to zero. If suf­
ficient loop gain is provided, good amplitude stability is achieved.
 
Because the output is capacitively coupled to the peak detector, only
 
the positive peak of the output waveform is sampled.
 
Using the ALC the equations for the period become
 
T - 4C VREF 	 (6)
 
I 
for 	the symmetrical triangular wave and 
T 2C (7) 
I 
for the sawtooth wave. VRE F represents the reference voltage. 
4. 	The Comparator
 
The circuit for the comparator used in the oscillator is shown in
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Figure 8. - Automatic level control block diagram.
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Figure 9. -Oscillator comparator schematic,
 
0 
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Figure 9. This circuit is similar to the comparator of Figure 6, with
 
the exception that the second differential pair is eliminated. There­
fore, the performance of these comparators is similar.
 
5. The Current Sources
 
High-impedance current sources are used to assure high-linearity
 
waveforms. Variable repetition rates are provided by varying the mag­
nitude of the currents with precise tracking controls, $301' as shown
 
in Figure 10.
 
Transistors, Q303 and Q304' with their associated circuitry form
 
the positive and negative current sources, respectively. Transistors,
 
Q301 and Q3 0 2 ' supply a constant current to the resistive divider, R,
 
through R2 0. Constant bias voltage increments for Q303 and Q304 are
 
selected by $3O1 which serves as a frequency selector. Diodes, CR3 0 1
 
and CR30 2 , cancel the VBE drops in the current source transistors.
 
The current supplied by Q30 3 can be approximated as follows
 
=0- (8) 
p R301 
Similar calculations for Q304 are valid. The following criteria was used
 
to determine the values for R3 0 1 and R302'
 
A peak value of two volts for the triangular wave is used to assure
 
compatibility with the peak detector used in Che ALC circuitry. This
 
leaves an 18-volt range for each of the current sources. A ten-volt
 
maximum bias voltage for each of the current sources allows a minimum
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VCE of 8 volts. The high bias voltages used provide linearity of con­
trol and good repeatability of frequency. The minimum VCE of 8 volts
 
is not critical but should be large enough to insure good linear opera­
tion of transistors, Q3 0 3 and 0304. The maximum safe charging current
 
determines the value of the integrating capacitor needed for operation
 
at the highest frequency. The integrating capacitor should be much
 
larger than the stray circuit capacitance. With equal bias voltages,
 
the positive current source dissipates twice the power of the negative
 
current source. To avoid dissipation problems, a maximum positive
 
current of approximately 18 mA is used. R3 01 and R30 2 are calculated
 
as follows 
H30  = cc~O (9)0 
R301 i) = 0.55 k (9) 
R3 0 2 = 2 R3 0 1 = 1.10 kQ (10) 
The bias current source utilizing FET's, Q301 and Q3 0 2, is of
 
standard design. Since the voltage across this current source remains
 
essentially constant, the current available is limited to 15 mA by the
 
dissipation capacity of the FET's. The ten milliamperes of bias current
 
selected determined the value of the divide resistors, R1 throughHR2 0
 
to be 100 9 each.
 
The values of the integrating capacitors. were calculated using
 
Eq. 6 and Eq. 7. Small resistors are placed in series with the in­
tegrating capacitors to suppress parasitic oscillations.
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For single-edge waveforms (sawtooth) two new factors must be con­
sidered. The current surges which occur during transitions are limited
 
by RSE to protect the comparator. Also, the abrupt transitions magnify
 
the high-frequency amplitude problem beyond the range of the ALC cir­
cuitry-. This is remedied by changing the toggle voltage during the
 
transition with a diode placed in parallel with the voltage-dependent
 
resistor.
 
6. 	The Impedance Converter
 
The output waveform is buffered by the unity-gain impedance con­
yerter shown in Figure 11. This circuit consists of a common-source
 
'FET amplifter in cascade with a common-emitter bipolar amplifier.
 
Unity negative feedback sets the gain and gives wide bandwidth. The
 
current regulator diode, CR3 0 4 , is used as a load for the impedance
 
converter to reduce the effects of power-supply voltage variations.
 
R3 1 0 provides short-circuit protection.
 
7. 	The Automatic Level Control
 
The automatic level control (ALC) circuitry is shown in Figure 12
 
a. The Peak Detector
 
An LM306 comparator which has high gain and high speed is used in
 
the peak detector. C3 0 3 is large enough to eliminate ripple at low
 
frequencies. The accuracy of the peak detector is within one percent
 
at one megahertz.
 
b. The Error Amplifier
 
An LM301A operational amplifier is used for the error amplifier.
 
Chief considerations in the selection of this amplifier are low input­
25
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Figure 11. Schenatic diagram 
of impedance converter.
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PEAK DETECTOR 
R3O3 %ACR 05 
.15 
*15 
CRo0 R3 0 6 R3 08 
5Q 3 0 5 
ERROR AMPLIFIER AYTLAMP 
Figure 12. - Schematic diagram of ALC.
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offset voltage and high DC gain. Frequency-dependent negative feedr
 
back is applied through C3 0 5. This provides a dominent pole to sta­
bilize the ALC loop. Values for C3 05 and R305 were determined experi­
mentally. A current-regulator diode is used to obtain the reference
 
voltage.
 
c. 	The Voltage-Dependent Resistor
 
A Raysistor (Raytheon trademark) is used for the voltage-dependent
 
resistor because it affords excellent isolation through optical coupling
 
An TET is used to drive the Raysistor lamp. R3 07 and C3 0 6 remove any
 
spikes present at the output of the error amplifier.
 
C. 	The Carrier Amplifier
 
1. 	Design Criteria
 
1) Differential output
 
2) Less than 5 ns differential delay
 
3) Less than 1% differential gain error
 
4) Less than 20 ns rise time for ±5 volt output 
5) Gain *5 
6) Level control 
The carrier amplifier circuit is shown in Figure 13. Two cas­
caded differential amplifiers feed a pair of emitter followers. This
 
configuration yields balanced outputs with low output impedance.
 
2. Application of Negative Feedback
 
Negative feedback is employed to insure that the gains for each
 
output will be equal. This is done with resistors: 
 RI01, R1 0 2 , R40 1 ,
 
R4 0 2 , R408, and R4 1 2 . In order to avoid instability problems, this
 
wide-bandwidth amplifier is designed to be absolutely stable without
 
'wA L401 
_~~~ 40408 f.0Q 
4030 
RR404 R40 9 641 
R40 1  Q4-5 OUTPUT 
*INPUT I 
R0416 
Q40 R 4OUTPUT 
R 07 R 4 0  2G0 
-
Figue-Scheati1, digramof arrer apliier 450 
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compensation. The general form of the open-loop frequency response
 
is illustrated in Figure 14. Each of the stages contributes one break
 
point. Other break points due to second-order effects occur at suffi­
ciently high frequencies to be ignored.
 
To insure absolute stability it is desirable for the open-loop gain
 
curve to cross the zero-decibel axis before or near the second break
 
point. This provides an adequate phase margin. For the curve shown,
 
this requires that two of the break points occur at a substantially
 
higher frequency than the first as shown by the dotted response in
 
Figure 14. This gives the same "dominant-pole" effect as the addition
 
of a compensating network.
 
The input stage is designed to have the lowest cutoff frequency
 
of the three stages for the following reasons:
 
1) The signal swings are smallest in the input stage, thus
 
slewrlimiting is minimized.
 
2) High-frequency overloading of the following stages is
 
minimized.
 
3) The necessary DC levels permit this stage to have the highest
 
gain,
 
3. The Input Stage
 
The values for R403 and R404 are made as small as possible without
 
causing the input bias currents to become excessive. A matched pair
 
of 2N2219 transistors is used for Q401 and Q4 0 2. The input stage is
 
biased by Q3 0 3 which is used as a constant-current regulator of 6 mA.
 
4. The Second Stage
 
In order to get sufficient bandwidth, the second stage is operated
 
at a current of approximately 15 mA per transistor. This value is
 
GAIN 
-6 DB/OCTAVE 
-12 08/OCTAVEDB/OGTAVE 
S -12 N r 0 
0DB PREQ 
1:'f 2 f% 
Figure 14. 
-General form for the open-loop frequency
response of the carrier amplifier, 
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limited by the dissipation allowable for Q405 and Q406, a pair of
 
2N2905 transistors. R4 1 0 and R411 were chosen to be 1.2 kilohms in
 
order to get proper output offset with the 15 me bias current previously
 
determined.
 
5. The Output Stages
 
Two emitter-follower amplifiers are used as output stages. One
 
serves as a buffer amplifier for the non-inverted signal and the other,
 
for the inverted signal. Each stage consists of a 2N2905 transistor
 
with.a 2N5461 FET in the emitter circuit to serve as a constant-current
 
device. Resistors, R413 and R414 limit the current under fault condi­
tions,
 
6. Stability and Gain
 
The overall gain of the two channels is determined by the driving­
source impedances and resistors: R401, R402, R408, and R412. The
 
resistors in the emitters of the input-stage transistors are used to
 
set the open-loop gain to a value which provides unconditional stability.
 
7. The Gain Control
 
The gain control, R103, is isolated from the carrier amplifier by 
an'emitter-follower amplifier to avoid upsetting the gain balance 
between the two channels of the carrier amplifier. This circuitry is 
shown in Figure 15. R102 is adjusted to compensate for the output 
impedance of the emitter-follower amplifier. 
OSCILLATOR 
- 1 
GAIN 
CONTROL 
BUFFER 
CARRIER 
AMPLIFIER 
GAIN 
CONTROL 
102 
Figure 15 -Gain control circuitry. 
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D. The Input Amplifier
 
1. Design Criteria
 
1) Gain from 0-10
 
2) AC and DC coupling
 
3) Bandwidth of at least 100 kHz
 
4) Low distortion
 
5) Slew rate > 50
 
2. Circuit Description
 
All of the design criteria are met with a commercially available
 
operational amplifier, the Burr-Brown Model 1510. Because the input
 
amplifier must also be able to attenuate the signal, the inverting
 
mode is used as illustrated in Figure 16. The gain is continuously
 
adjustable through the use of the feedback network consisting of po­
tentiometer, R2 1, and the incremental steps provided by R 22 through R3 2.
 
The values selected for Rin and Rf compromise between input im­
pedance and offset. Cin and Cout are large, non-polarized electrolytic
 
capacitors. Rin and Cin produce a low-frequency breakpoint at about
 
one hertz.
 
E. The Output Amplifier
 
1. Design Criteria
 
1) Add P and N channel signals
 
2) ± 20 volt output
 
3) High-speed response
 
4) Three output states(+20,0,-20)
 
5) Protected for any load impedance
 
2. Circuit Description
 
The output amplifier shown in Figure 17 serves as a summing ampli­
fier and provides gain. AC coupling is used to facilitate design. This
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Figure 16. 
- Input amplifier schematic diagram.
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OUTPUT
 
R50 R50 R5O
 
N CHANNELI .50 CR4 
INPUT 
4 0R5 
6
 
C504-
-- , 
CRso-
 LO 2 G506
 
-V 
Figure 17, - Output amplifier schematic diagram.
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amplifier operates in the switching mode from cut-off to saturation.
 
The switching times are reduced through the use of the speed-up tech­
niques discussed in Appendix A.
 
Resistors from the bases to the emitters of Q501 and Q502 hold
 
them off in the absence of an input signal. Since the leakage currents
 
are not equal, the output is held near zero potential by R5 1 0 when the
 
load is removed.
 
In the abnormal event that input signals should turn-on both tran­
sistors simultaneously, a large common-mode current would flow from the
 
positive supply to the negative supply. This would demand excessive
 
dissipation of one or both of the output-transistors. Resistors, R5 0 7
 
and R50 8 , serve to limit this current and, hence, the dissipation
 
under these conditions.
 
When the amplifier is used to drive inductive loads such as a
 
transformer, high-voltage transients may be generated. The output
 
transistors are protected from these by the diodes, CR5 0 3 and CR5 0 4.
 
F. The Active Filters
 
1. 	 1) Low-pass Butterworth characteristics.
 
2) One, two, and three-pole filters.
 
3) Cut-off frequencies in kHz: (1, 2, 5, 10, 20, 50)
 
2. Circuit Description
 
The active filter circuitry shown in Figure 18 is of conventional
 
design. The two buffer amplifiers are integrated voltage-followers.
 
Due to the limited output swing of these amplifiers, the waveform
 
R602 
R605 
C602 
R6 R 
R6 13 R614 
A 6 0 6 5 
R 0601 --
R621 R622 
00 
-- -
5 
o l 
10o, 0= 0-L °oo-,I 
603 c 6 0 4 
Figure 18. - Schematic diagram of active filters.
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from the output amplifier is attenuated 6 dB by resistors, R6 0 1 and R602"
 
The values for the frequency-selective components were calculated using­
a digital computer.
 
G. The Power Supplies
 
1, Design Criteria
 
1) Provide ± 20 volts and + 15 volts
 
2); Ripple < 10 mv. at full load.
 
31 Regulation < 1% at full load.
 
2. Circuit Description
 
Since all of the circuit modules of the amplifier are designed
 
for good stability, voltage regulators of simple design are employed
 
in the power supply, A transformer is utilized in the power supply to
 
provide isolation from the power line. The circuitry for the power
 
supply which utilizes Zener diodes for regulation is shown in Figure
 
19.
 
a 7 0 3 
07 0 ' 7 4 R7Ol 
C702
 
705 
 70 2
 
070 RTO03
 
SC703 
T 7c4 
7 0 2 
P 

r 1CR9i 

Figure 19. - Power supply schematic diagram. 
IV. PERFORMANCE
 
Each of the circuit modules for the PW1M amplifier was constructed
 
and tested. The composite PWM amplifier performs quite well at car­
rier frequencies up to 100 kHz. At higher carrier frequencies the out­
put summing amplifier limits the performance. The high-frequency
 
operation was improved by the use of a passive output summing stage. It
 
is recommended that future research be directed in this area.
 
The open-loop performance of the programmable PWM amplifier is il­
lustrated in Figures 20 through 25.
 
Figure.20 illustrates typical Type A operation while Figure 21 shows
 
typical Type B operation. In both cases the carrier is a 50 kHz tri­
angular wave, the input is a 5 kHz sinusoid, and the filters are set
 
for a 12 db/octave roll-off at 5 kHz. The figures show bdth the un­
filtered and filtered outputs. It is noted that the filtered output for
 
Type B operation is less distorted than the filtered output for Type A
 
operation.
 
Figure 22 illustrates the response of the PWM amplifier to a square
 
wave. The carrier frequency is 50 kHz. The input is a 1 kHz. square
 
wave and the filters are set for a 12 db/octave roll-off at 10 kHz.
 
The overshoot in the response is characteristic of the low-pass Butter­
worth filter of two or more poles.
 
good illustration of the recovery of the signal from the
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Unfiltered Output
 
Filtered Output 
Figure 20. -Waveforms associated with Type A operation. 
M
(fe . 50 kl~z, ff - 5 k~z, fsaa " kZ)OutputIUnl 
Filtered Output
 
Figure 21. - Waveforms associated with Type B operation. 
(fc - 50 kHz, ff - 5 kHz, f3 ina - 5 kHz) 
Unfiltered Output
 
Filtered Output
 
Figure 22. - Square wave response
 
(f - 50 kHz, ff - 10 kHz, fais al - I kHz)
0
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modulated output is seen inFigure 23. In this case the carrier fre­
quency is 20 kHz and the signal is a 1 kHz sinusoid. The filter is set 
for 12 db/octave roll-off at 50 kHz. The signal is progressively fil­
tered by switching the break-frequency of the filters to lower and lower
 
frequencies.
 
Figure 24 indicates the linearity of the amplifier. The gain was
 
changed for each of the curves shown to prevent the curves from falling 
on top of each other.
 
The quality of the oscillator signal and the performance of the
 
comparators is illustrated in Figure 25. For both waveforms the fre­
quency is 100 kHz. The square wave produced by the comparator is
 
30 volts peak-to-peak.
 
One problem with the system becomes apparent whenever the
 
amplitude of the carrier signal is changed. The bias voltages must
 
be reset each time the carrier amplitude is changed because the bias
 
voltage applied to the comparators is dependent on the peak value of
 
the carrier signal. This adjustment is quite critical for Type B
 
operation. For these reasons it would be desirable to have a circuit
 
to automatically set the bias voltages. It is suggested that work
 
be done in this area in the future.
 
I.i 
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Unfiltered output.
 
Filter Cutoff - 50 kllz 
..... . -- ... Filter Cutoff - 20 Iz
 
Filter Cutoff -20 kHz 
Filter Cutoff - 5 kHz 
Filter Cutoff - 2 kHz 
Figure 23. - Sequential filtering of the output waveform 
with 12 dB/octave roll-off. 
(fc - 20 klz, fsignal - 1 kHz) 
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Figure 24. -Amplifier linearity. 
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AUENDIX A 
I. GENERAL SWITCHING RELATIONS
 
Because many of the functions of the PWM amplifier involve switching,
 
it is necessary to obtain the proper criteria for the design of switching
 
circuits. Rather than show the computations for each individual device,
 
the general relations are covered here. In many instances values of
 
components, or bias values, were chosen empirically. The following
 
design equations were very useful in determining the proper configura­
tions and range of values to use [4].
 
A. Rise Time
 
The rise time of the transistor shown in Figure 26 is given by
 
t TlnI( 0-1-)
to A oftK on (11)n 

Kon-l
 
where TA is the active-region time constant and Kon is the input over­
drive factor. The activ6-region time constant is given by
 
%(l + aRCob wt)TA - (2(12)
 
Wt
 
and the turn-on overdrive factor may be computed from
 
Ron 8o IB(on) RL (13) 
V 
cc
 
The base current, IB,, is given by
 
48 Vcc 
RL 
0 
~Eoff 
_ 
Figure 26. - Basic transistor switch. 
+V
 
cc 
RL
 
R 
C B 
Figure 27. - Transistor switch with speed-up network.
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EonB(on)-	 VBE (sat) (14) 
Equation 11, shows that the smaller RL and Cob are, the faster the
 
switching time. For this reason a low value of Cob is a prime criteria
 
in the selection of transistors, Once an optimum choice of RLis made,
 
the amount of overdrive necessary may be calculated.
 
B. 	'all Time
 
The fall time for the switch of Figure 26 is given by
 
K + I 
toff = TA ln( of ) (15) 
The 	turn-off overdrive factor, Koff, is given by
 
V 
Koff cc 	 (16)
 
RL 'B(off) 8 o 
where
 
-Eoff + VBE(sat) (17)

'B(off) = (7
 
R
 
s
 
C. 	Delay and Storage Times
 
Saturation storage time is given by
 
t = Ts 1 n 	1B(on) IB(off) (18) 
IB(sat) IB(off) 
where ' is the recombination time, a parameter of the transistor.
 
Unfortunately, the conditions which lead to good rise time,
 
50
 
IB(on ) >> IB(sat), also result in relatively long storage times.
 
Where possible the emitter-coupled (differential) configuration was used
 
to keep the transistors from going into saturation. Where this was not
 
possible, transistors with very low Ts values were chosen. In this
 
manner it was possible to avoid compromising either of the switching
 
times.
 
The turn-on delay time is given by
 
td - RsC in' Eon + Eoff (19) 
td = VBE(sat) sRCasI PIn Eon- - V(19 
A similar problem arises here in that one switching time may be im­
proved at the expense of another. In this instance a large value of
 
turn-off voltage, giving good fall times, results in increased delay
 
times. This problem is handled in much the same manner as storage
 
time. 
D. 	Speed-Up Capacitors
 
In those cases where R is an external resistor it is possible
s 
to improve the switching performance by the use of a speed-up capacitor,
 
CB, as shown in Figure 27. The value of CB may be calculated by
 
(20)
R1TA 
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II. SELECTION OF SEMICONDUCTORS
 
Due to the nature of the waveforms generated by the programmable
 
PWM amplifier many of the circuits require very wide bandwidth. For
 
this reason the semiconductor devices used were carefully selected
 
to achieve the performance desired from each of the circuits.
 
A. Bipolar Transistors
 
The bipolar transistors used may be grouped into three separate
 
catagories:
 
1) general purpose switching and amplifier transistors
 
2) high-speed saturated switching transistors
 
3) miscellaneous low-frequency transistors
 
Transistors from the first group perform all of the signal related
 
operations- These transistors must have sufficient current, voltage,
 
and power capabilities, as well as the ability to operate at high
 
frequency. To simplify design this group was narrowed to include one
 
basic NPN type (2N2219) and one basic PNP type (2N2905). These tran­
sistors have excellent switching times as well as the capacity to handle
 
the voltages and currents associated with both high- and low-level
 
stages.
 
When a transistor is driven into hard saturation, low storage
 
and delay times are a prime consideration. For the second group of
 
transistors, the 2N2369-2N3227 family was chosen. These transistors
 
exhibit extremely low storage time and are capable of total switching
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times of 25 nanoseconds or less. Because of the special doping used
 
in the manufacture of these transistors, their voltage ratings are
 
substantially lower than those of the first group.
 
The third group of bipolar-transistors employed is composed
 
primarily of powersupply devices. Due to the nature of these tasks,
 
the primary selection criteria was simply that of sufficient ratings.
 
B. 'Field-EffectTransistors
 
Where high input impedance or low bias currents were desired,
 
FET's were used. Other than the obvious need for adequate voltage
 
ratings, the primary parameters of interest were zero-gate-voltage drain
 
current, IDSS, and the input and transfer capacitances, Ciss and Crss
 
respectively. To achieve high bandwidth these capacitances should be
 
as low as possible; The FET's chosen were from the 2N4220 family.
 
These 'ET's are available in a wide range of ID values, simplifying
 
design.
 
C. Diodes
 
IN914 diodes are used in the high-speed switching circuits. A
 
large number of current sources were used in the modulator.- Where
 
small size or very high dynamic impedance was required, current regu­
lator diodes were used. For many of the current sources the FET's with
 
their gates shorted to their sources as shown in Figure 28 were em­
ployed.
 
53 
ID 
~VGs 
VGs 0 
= -1 
VGS = -2 
Ves = 
l 
I 
VOLTAGE 
RANGE 
VDS 
D 
IDS$ 
S 

I 
Figure 28. - Constant current characteristic of FET 
III. GENERAL CIRCUIT PROBLEMS
 
Circuits designed to generate or amplify high-frequency waveforms
 
must include protective measures to suppress oscillations. Many of the
 
circuits used in the PWM amplifier respond to frequencies in excess of
 
twenty megahertz. The following circuit techniques were employed to
 
prevent potential problems, Power supply decoupling and bypassing is
 
used to reduce the AC impedance of the power supply. Decoupling
 
prevents the supply leads from acting as stray signal paths. Figure
 
29 shows the networks used for most of the modules. Where convenient,
 
commercial feed-through filters were also used in power supply lines.
 
Electrolytic capacitors are not effective as bypass elements above a
 
few megahertz. This was remedied by additional bypassing with ceramic
 
capacitors.
 
The second technique is the use of parasitic suppressors in high­
impedance signal paths. Sometimes stray lead inductance forms a reso­
nant circuit with circuit capacitance. The addition of a small nonin­
ductive resistor in a signal path lowers the Q of such a resonant cir­
cuit thus preventing oscillation, or ringing. Since stray parameters
 
are difficult to measure, the value of resistor required was usually
 
chosen empirically.
 
The last technique deals with circuit layout. Signal leads were
 
kept as short as possible. Also an effort was made to keep input and
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INPUT 0 OUTPUT
 
I IELECTROLYTIC CERAMIC 
SIMPLE L-G DECOUPLING 
INPUT 0 -
II 
0 OUTPUT 
SIMPLE R-C DECOUPLING 
INPUT 0 
II 
0 OUTPUT 
DIODE DECOUPLING 
IN PUT 
-
3U O OUTPUT 
PARASITIC SUPPRESSION
 
Figure 29. - Decoupling networks and parasitic suppression.
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output circuitry as far apart as possible.
 
APPENDIX B 
COMPLETE PARTS LIST
 
OF THE 
PULSE-WIDTH-MODULATED
 
SIGNAL GENERATOR 
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SYMBOL 

R-1 
R-2 thru R-19 

R-20 

R-21 

R-22 thru R-33 

R-34 

R-35 

R-36 

R-37 

R-38 

R-39 

R-40 thru R-45 

R"46 

R-47 thru R-50 

R-51 

C-I 

C-2 

C-3 thru R-14 

C-15 

C-16 
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CHASSIS MOUNTED PARTS
 
VALUE COMMENTS
 
100 a Pot., ganged with R-20
 
97.3 s 1/2 w, 1%
 
100 Q Pot., ganged with R-1
 
10 kQ Pot.
 
10 ko 1/4 watt, 1%
 
12.4 kQ 1/2 watt
 
10 ki Pot., 10-turn
 
17.5 kQ 1/2 watt
 
12.4 kq 1/2 watt
 
10 kQ Pot., 10-turn
 
17.5 kQ 1/2 watt
 
680 Q 1/2 watt
 
150 kgr 1/4 watt
 
5490 n 1/2 watt, 1%
 
150 ks 1/4 watt
 
5500 WF 40 v
 
5500 pF 40 v
 
0.1 pF 100 v
 
6.8 pF 35 v
 
6.8 vF 35 v
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CHASSIS MOUNTED PARTS (continued) 
SYMBOL VALUE COMMENTS 
C-17 20 pF 30 VNP 
C-18 500 pE 10 VNP 
C-19 430 pF 1000 v 
C-20 .0068 vF 400 v 
C-21 .015 pF 400 v 
CFi thru CR-4 IN5061 600 v, l.amp 
F-I 1/2 amp fuse 
T-1 Pri: 117 VAC UTC - S77 
SEC: 43 VCT 
AMP-I Model 1510 
S-I SPST 
S-2 DPDT 
S-3 5 position 5 poles 
S-4 6 position 5 poles 
S-5 3 position 4 poles 
S-6 10 position 1 pole 
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COMPARATOR PARTS LIST 
SYMBOL VALUE COMMENTS 
R-101 402 Q 1/4 watt 
R-102 40.2 2 1/4 watt 
R-103 1 kp Pot., 10-turn 
R-104 2 kQ 1/4 watt 
R-105 2 k2 1/4 watt 
R-106 40.2 Q 1/4 watt 
R-107 10 Q 1/4 watt 
R-l08 316 1/4 watt 
R-109 316 1/4 watt 
R-110 100 Q 1/4 watt 
Rlill 10 2 1/4 watt 
RT112 1 k 1/2 watt 
Rvli3 390 Q 1/2 watt 
Rr114 390 p 1/2 watt 
R-115 12 a 112 watt 
R-116 12 o 1/2 watt 
R-117 47 Q 1/2 watt 
C-101 lh' 100 v 
CU102 1 pF 100 v 
C I03 1000 pF 1000 v 
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COMPARATOR PARTS LIST (continued) 
SYMBOL VALUE 
C-104 .1 1F 
C-l05 .1 F 
L-101 18 pH 
L-102 18 1H 
CR-101 MZ2361 
Q-1O1 2N4222 
Q-102 2N4222 
Q-103 2N5461 
Q-104 2N5461 
Q-105 2N2905 A 
Q-106 2N2905 A 
Q-107 2N2369 A 
Q-108 2N3227 
Q 109 2N2905 
QrII0 2N2219 
Note; The comparator 
with 200 designations 
uses same parts as 
listed above. 
COMMENTS
 
100 V 
100 v
 
PET
 
FET
 
BET (Selected for 
IDS S = 6ma.) 
YET (Selected for
 
I DSS = 6ma.)
 
Selected for 
VCEO > 30 volts 
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OSCILLATOR PARTS LIST 
SYMBOL VALUE 
R-301 887 Q 
R-302 1.77 kq 
R-303 56 o 
R 304 1 kQ 
R-305 47 kq 
R-306 130 o 
R307 1 ma 
R 308 1 kQ 
R 309 35 Q 
R310 825 0 
R-311 40.2 2 
R-312 33 Q 
R-313 22 k 
R-314 680 o 
R-,31-5 680 £ 
R-316 1.5 k 
R7-317 390 £ 
R-318 390 £ 
R-319 47 £ 
R-320 47 £ 
R-321 97.6 £ 
R-322 220 £ 
COMMENTS
 
1/4 watt, 1%
 
1/2 watt, 1%
 
1/2 watt
 
Pot.,10-turn
 
1/4 watt
 
1/4 watt
 
1/2 watt
 
1/2 watt
 
1/2 watt
 
1/2 watt
 
1/4 watt
 
1/2 watt
 
1/2 watt
 
1/4 watt
 
1/4 watt
 
1/2 watt
 
1/2 watt
 
1/2 watt
 
1/2 watt
 
1/2 watt
 
1/2 watt
 
1/2 watt
 
SYMBOL 
R-323 
R-324 and R-328 

R-325 

R-326 

R-327 

C-301 thru C-303 

C-304 

c-305 

C-306 

c-307 

C-308 thru C-313 

c-314 

c-315 

c-316 

c-317 

C-318 

0-319 

L-301 

L-302 

CR-301 
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OSCILLATOR PARTS LIST (continued) 
VALUE COIMENTS 
35 Q 1/2 watt 
56 Q 1/2 watt 
9311 s2 1/4 watt 
1300 £2 1/2 watt 
22 Q 1/2 watt 
22 pF 15 v 
4.7 pF 20 v 
10 pF 30 v 
0.1 pF 100 v 
33 IX 50 v 
0.1 pE 100 v 
390 pF 1000 v 
360 pF 1000 v 
100 PF 35 v 
100 pF 35 v 
22 pF 15 v 
22 pF 15 v 
24 pH 
24 pH 
1N4001 
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OSCILLATOR PARTS LIST Ccofitinued) 
SYMBOL VALUE COMMENTS 
CR-302 
CR-303 
CR-304 
CR-305 
CR-306 
CR-307 thru CR-309 
CR-310 
CR-311 
1N4001 
IN5305 
1N5308 
1N914 
1N5308 
1N914B 
MZ2361 
MZ2361 
Q-301 
Q-302 
Q-303 
Q-304 
Q-305 
Q-30 6 
Q-307 
Q-308 
Q-309 
Q-310 
Q-311 
Q-312 
Q-313 
2N3971 
2N3971 
2N2905 
2N2219 
2N3971 
2N4222 
2N2905 
2N4222 
2N4222 
2N2905 
2N2905 
2N2219 
2N2905 
FET 
FET 
FET 
FET 
FET 
FET 
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OSCILLATOR PARTS LIST (continued) 
SYMBOL VALUE COMMENTS 
IC-301 
IC-302 
LM306 
LM301 A 
RAY-301 
S-301 
S-302 
CK1116 
10 positions 
3 positions 
(Raytheon) 
2 poles 
2 poles 
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CARRIER AMPLIFIER PARTS LIST 
SYMBOL VALUE COMMENTS 
R-401 953 n 1/4 watt 
R-402 953 n 1/4 watt 
R-403 1.1 k 1/2 watt 
R-404 1.1 ks2 1/2 watt 
R-405 316 0 1/4 watt 
R-406 113 2 1/2 watt 
R-407 113 0 1/2 watt 
R-408 9311 2 1/4 watt 
R-409 10 n 1/4 watt 
R-410 1.2 S2 1/2 watt 
R-411 1.2 Q 1/2 watt 
R-412 9311 n 1/4 watt 
R-413 40.2 2 1/4 watt 
R-414 40.2 2 1/4 watt 
C-401 0.1 pF 100 v 
C-402 0.1 PF 100 v 
C-403 33 vF 50 v 
C-404 33 PF 50 v 
L-401 24 1H 
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CARRIER AMPLIFIER PARTS LIST (continued)
 
SYMBOL VALUE 
L-402 24 -pH 
Q-401 2N2219 
Q-402 2N2219 
Q-403 2N5461 
Q-404 2N3971 
Q-405 2N2905 
Q-406 2N2905 
Q-407 NMPF 153 
Q-408 2N2905 
Q-409 MPF 153 
Q=410 2N2905 
COMMENTS
 
FET(Selected for
 
IDSS = 5 ma.)
 
FET(Selected for 
IDSs = 30 ma.) 
FET
 
FET
 
SYMBOL 

R-501 

R-502 

R-503 

R-504 

R-505 

R-506 

R-507 

R-508 

R-509 

R-510 

Cr501 

C-502 

C,503 

C-504 

C-505 

C-506 

L-501 

L-502 

CR-501 thru CR-504 

68 
OUTPUT SUMMING AMPLIFIER PARTS LIST 
VALUE COMMENTS 
10 kQ 112 watt 
10 kQ 1/2 watt 
1 kQ 1/2 watt 
1 kQ 1/2 watt 
4.7 1d2 1/4 watt 
4.7 ld2 1/4 watt 
33 2 1 watt 
33 f 1 watt 
33 2 1/2 watt 
1.5 1W2 1/2 watt 
22 pTF 35 v 
22 VF 35 v 
120 pF 1000 v 
120 pF 1000 v 
0.1 VF 100 v 
0.1 pF 100 v 
Ferrite Bead 
Ferrite Bead 
IN914 A 
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ACTIVE FILTER PARTS LIST 
SYMBOL VALUE 
R-601 1 kQ 
R-602 107 kQ 
R-603 53.6 kQ 
R-604 21 kQ 
R-605 10.7 k2 
R-606 5.36 k2 
R-607 2.1 k2 
R-608 1.0 kQ 
R-609 158 k2 
R-610 158 kQ 
R-611 80.6 k62 
R-612 80.6 kQ 
R-613 31.6 kU 
R-614 31.6 kU 
R-615 15.8 k 
R-616 15.8 kQ 
R-617 8.06 kU 
R-618 80.6 k 
R-619 3.16 k? 
R-620 3.16 k1 
COMMENTS
 
1/2 watt
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt
 
1/2 watt
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
114 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
 
1/4 watt, 1%
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ACTIVE FILTER PARTS LIST (continued) 
SYMBOL VALUE COMMENTS 
R-621 226 kQ 1/4 watt, 1% 
R-622 226 kQ 1/4 watt, 1% 
R-623 113 k 2 1/4 watt, 1% 
R-624 113 kQ 1/4 watt, 1% 
R-625 45.3 14? 1/4 watt, 1% 
R-626 45.3 k 1/4 watt, 1% 
R-627 22.6 k2 1/4 watt, 1% 
R-628 22.6 k2 1/4 watt, 1% 
R-629 11.3 k 1/4 watt, 1% 
R-630 11.3 k2 1/4 watt, 1% 
R-631 4.53 k l/h watt, 1% 
R-632 4.53 k 1/4 watt, 1% 
C-601 0015 pF 600 v 
C-602 0014 pF 600 v 
C-603 470 pF 1000 v 
C-604 200 pF 1000 v 
IC601 LM302 
IC-602 LM302 
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VOLTAGE REGULATOR PARTS LIST
 
SYMBOL VALUE 
R-701 68 Q 

R-702 150 2 

R-703 150 Q 

R-704 68 Q 

R-705 68 0 

R-706 68 Q 

R-707 150 E2 

R-708 150 p 

C-701 0.1 pF 

C-702 500 pF 

C-703 0.1 1F 

C-704 500 pF 

C-705 0.1 pF 

C-706 500 pF 

C-707 0.1 PF 

C-708 500 pF 

CR-701 15 v 

CR-702. 15 v 

CR-703 20 v 

COMMENTS
 
1/2 watt 
1/2 watt 
1/2 watt 
1/2 watt 
1/2 watt 
1/2 watt 
1/2 watt 
1/2 watt 
100 v
 
30 v
 
100 v
 
30 v
 
100 v
 
30 v
 
100 v
 
30 v
 
ZENER, 400 mw
 
ZENER, 400 m-

ZENER, 1 watt
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VOLTAGE REGULATOR PARTS LIST (continued)
 
SYMBOL VALUE COMMENTS 
CR-704 20 v ZENER, 1 watt 
Q-701 2N5461 FET
 
Q-702 2N5461 FET
 
Q-703 2N3713
 
Q-704 2N3053
 
Q-705 2N4400
 
Q-706 2N4402
 
Q-707 2N4890
 
Q-708 2N3713
 
Q-709 2N5461 FET
 
Q-710 2N5461 FET
 
Q-711 2N3713
 
Q-712 2N3053
 
Q-713 2N4400
 
Q-714 2N4402
 
Q-715 2N4890
 
Q-71 6 2N3713
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CARRIER TRAIN PARTS LIST 
SYMBOL VALUE COMMENTS 
R-801 51 R 1/2 watt 
R-802 200 0 Pot., 10-turn 
R-803 2.5 ko Pot. 
R-804 1.5 k 1/2 watt 
R-805 4 kQ 1/4 watt 
R-806 39 kQ 1/4 watt 
APPENDIX C
 
DIAGRAMS
 
OF THE
 
PULSE-WIDTH-MODULATED
 
SIGNAL GENERATOR
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